

# Homework & Solution for chapter 1

DIC

Instructor: Yuzhuo Fu


TA: Pengzhi Chu

# Key points

---

- ▶ Moore law->predict trend
- ▶ Function description->Transistor-level schematic
- ▶ Transistor-level schematic <->Stick diagram
  - ▶ Area estimation for stick diagram

- I-1 Extrapolating the data from figure, predict the transistor count of a microprocessor in 2010




Starting with 42,000,000 transistors in 2000 and doubling every 26 months for 10


years gives  $42M \cdot 2^{\frac{(10 \cdot 12)}{26}} \approx 1B$  transistors.

# NMOS:OR-> parallel; AND-> serial

- ▶ I-2 sketch a transistor-level schematic for a CMOS 4-input NOR gate




- ▶ I-3 sketch a transistor-level schematic for a single-stage CMOS logic gate for each of the following functions:




a)  $Y = \overline{A + BC + D}$

b)  $Y = \overline{\overline{A} + \overline{BC} + \overline{D}}$

- ▶ I-4 sketch a transistor-level schematic of a CMOS 2-input XOR gate. You may assume you have both true and complementary versions of the inputs available



- I-5 Sketch a stick diagram for a CMOS 3-input NOR gate
- I-6 estimate the area of I-5



- 1-7 sketch transistor-level schematic of the following logic functions. You may assume you have both true and complementary versions of the inputs available
  - a) 2:4 decoder defined by



$$Y_0 = \overline{A_0} \cdot \overline{A_1}, Y_1 = A_0 \cdot \overline{A_1}$$

$$Y_2 = \overline{A_0} \cdot A_1, Y_3 = A_0 \cdot A_1$$

- b) 3:2 priority encoder defined by

$$Y_0 = \overline{A_0} \cdot (A_1 + \overline{A_2})$$

$$Y_1 = \overline{A_0} \cdot \overline{A_1}$$







- 1-8 Use a combination of CMOS gates (represented by their symbols) to generate the following functions from A, B, and C

a)  $Y = A$  (buffer)



b)  $Y = A\bar{B} + \bar{A}B$  (XOR)

c)  $Y = AB + \overline{AB}$  (XNOR)



d)  $Y = AB + BC + AC$  (SUM)



- 1-9 sketch a side view(cross section) of the gate from X to X'




- 1-10 translate the layout to circuit structure; estimate the area of the latch




►  $4 \times 6 \text{ tracks} = (32+5+2) \text{ } \mu\text{m} \times (48+2) \text{ } \mu\text{m} = 1950 \mu\text{m}^2$

- 1-10 consider the design of a CMOS compound OR-AND-INVERT(OA21)gate computing  $F = \overline{(A+B)}C$ 
  - Sketch a transistor-level schematic
  - Sketch a stick diagram
  - Estimate the area from the stick diagram



- 1-11 consider the design of a CMOS compound OR-AND-INVERT(OA22)gate computing  $F = \overline{(A+B)(C+D)}$ 
  - Sketch a transistor-level schematic
  - Sketch a stick diagram
  - Estimate the area from the stick diagram



$$(c) 5 \times 6 \text{ tracks} = 40 \lambda \times 48 \lambda = 1920 \lambda^2. \text{ (with a bit of care)}$$

$$5 \times 7 \text{ tracks} = 40 \lambda \times 56 \lambda = 2240 \lambda^2$$