## ECE 340 Lecture 34 : MOS Capacitor II

### **Class Outline:**

- •Effects of Real Surfaces
- •Threshold Voltage
- •MOS Capacitance-Voltage Analysis

Things you should know when you leave...

# Key Questions

- What are the effects of real surfaces on the MOS capacitor?
- How does the threshold voltage change when real surfaces are considered?
- What information can I get from MOS capacitance – voltage plots?



We understand the surface charge:  $Q_s = -\mathcal{E}_s \xi_s$ So what does the surface

### charge density look like?

- At  $\varphi_s = 0$  there is no space charge.
- space charge. • When  $\varphi_s$  is negative we accumulate majority holes for at the surface. • The surface of the
- When  $\varphi_s$  is positive initially the linear term in the electric field solution dominates as a result of the exposed, immobile dopants.
- Depletion extends over several hundred nm until we reach strong inversion and the exponential field term dominates.

M.J. Gilbert



ECE 340 - Lecture 34

We understand the system capacitance...



- The capacitance is huge.
- Structure acts like a parallel plate capacitor piling holes up at the surface.  $C_i = \varepsilon_i / d$

And how the capacitance behaves as we vary the bias...



In depletion:

- Capacitance decreases as W grows until inversion is reached.
- Charge in depletion layer of  $\tilde{M}OS$  capacitor increases as ~  $(\phi_S)^{1/2}$  so depletion capacitance decreases as the inverse.
- If signal applied to make measurement is too fast, inversion layer carriers can't respond and do not contribute.
- Slowly varying signals allow time for minority carriers to be generated, drift across depletion region, or recombine.
- Majority carriers in the accumulation region respond much faster.

Real surfaces have workfunction differences ... 0

- Workfunction differences can significantly affect V<sub>T</sub> and other properties.
- The difference is always negative and is most negative for heavily p-type Si.
- This is reminiscent of the work on the metal-semiconductor contacts.



ECE 340 - Lecture 34



•The negative workfunction difference causes the bands to be pulled down farther in equilibrium.

•To achieve flatband conditions, we must apply a positive voltage to overcome the inherent bending in the bands,

•Clearly, this behavior will lead to shifts in the threshold voltage.

ECE 340 - Lecture 34

What about the effects of trapped oxide charges?



- Alkali metals can easily be incorporated in the oxide during the fabrication process.
- These metals induce positive charges in the oxides which induce negative charges in the semiconductor.
- The magnitude of the effect depends on the number of sodium atoms and their distance from the surface.
- The atoms may drift in applied fields which leads to a continuous change in the threshold voltage.

What about oxide charges?

- Positive charges arise from interface statessio, at the Si-SiO2 interface.
- When oxidation is stopped, some ionic silicon is left near the surface.
- These ions along with other uncoupled bonds forms a sheet of positive charge at the interface.
- The charges depend on oxidation rate, heat treatment, and crystal orientation.



- Q<sub>m</sub> Mobile ionic charge
- Q ", Oxide trapped charge
- Q<sub>f</sub> Oxide fixed charge
- Q<sub>ii</sub> Interface trap charge

Why are devices made on [100] instead of [111]?

qV

М

3

Q,

+

0

 $V = V_{FB} = -\frac{Q_i}{C_i}$ 

 $E_c$ 

Ε..

## •Because interface charges are 10x higher on [111] relative to [100].

### Threshold Voltage

Based on our knowledge of real surfaces, we must rethink the **threshold voltage**...

The threshold voltage becomes:

$$V_T \neq \Phi_{ms} - \frac{\underline{Q}_i}{C_i} + \frac{\underline{Q}_d}{C_i} + 2\phi_F$$

Thus, the threshold voltage must be strong enough to **achieve flatband**, **accommodate the charge in the depletion region**, and **induce the inverted region**.



Can't we get more information from the capacitance-voltage data?

We can get a lot of information from the capacitance-voltage (C-V) data.

- •Insulator thickness
- •Substrate doping
- •Threshold voltage

Shape of the C-V curve depends on the type of substrate doping.

•P-type:

•High frequency capacitance: large for negative gate bias and small for positive bias

•Low frequency C-V curve: as gate bias becomes more positive (or negative) C goes down slowly in depletion and raises quickly in inversion



• Remember: that majority carriers respond faster to changes in V<sub>6</sub> and minority carriers respond more slowly

Let's find the insulator thickness and the depletion width ...

- By using the capacitance  $(C_i = \varepsilon_i/d)$  in accumulation or strong inversion at low-frequency will give us the **insulator thickness**.
- The capacitance  $C_{\min}$  is the series combination of the capacitance  $C_i$  and the minimum depletion capacitance  $C_{\min} = \varepsilon_s / W_m$ .
- This will give us the maximum depletion width.



$$W_m = \left[\frac{2\varepsilon_s\phi_s(in\nu_a)}{qN_a}\right]^{1/2} = 2\left[\frac{\varepsilon_skT\ln(N_a/n_i)}{q^2N_a}\right]^{1/2}$$

This is a transcendental equation which requires a numerical solution. It's solution gives  $N_A$  in terms of  $C_{dmin}$ .

Once we know the substrate doping, we can find the **flatband capacitance**...

 $C_i$ 

The flatband capacitance is determined from the Debye length capacitance...



The Debye length depends  $0^{|}$ on the doping...

$$L_D = \sqrt{\frac{\mathcal{E}_s \kappa I}{q^2 p_o}}$$



 The overall MOS FB capacitance C<sub>FB</sub> is the series combination of C<sub>debye</sub> and C<sub>i</sub>.
 From these values we can determine V<sub>FB</sub> the corresponds to C<sub>FB</sub>.

We now have all of the ingredients to calculate the threshold voltage ...

$$V_T = \Phi_{ms} - \frac{Q_i}{C_i} - \frac{Q_d}{C_i} + 2\phi_F$$

VT does not correspond exactly to  $C_{dmin}$  but rather to point 4 which is located at  $C_i$  + 2  $C_{dmin}$ .

Why ??

Because change of charge in semiconductor is the sum of the change in the depletion charge and the mobile inversion charge which are equal at onset of strong inversion.



ECE 340 - Lecture 34

M.J. Gilbert

We can gain further information about the interface states...

- Fast interface state densities
  - Defect states can change charge state rapidly.
  - Changes in the surface potential can move the Fermi energy above or below states in the bandgap and change their occupancy.

These **fast interface states** give rise to capacitance in parallel with the **depletion capacitance** both of which are in series with the **insulator capacitance**.

- Fast interface states:
  - Can follow 1 1 kHz changes in gate bias but not high frequency (> 1 MHz).
  - They contribute to the low frequency capacitance but not the high frequency.
  - The differences between these two capacitances gives the interface state densities as a function of energy.



# What about **mobile ion charges**?

- Fixed oxide charges do not change charge state.
  - Effects on V<sub>FB</sub> and V<sub>T</sub>
    depend on location relative
    to interface.
- Mobile ions can change charge state.

#### Use **bias-temperature stress test**...

- Heat MOS device to ~ 200 300 C
- Apply positive gate voltage (~1 MV/cm in oxide layer)
- Mobile positive ions are repelled to the SiO2-Si interface.
- Make room temperature C-V measurement to determine  $V_{\text{FB}}.$
- Switch the bias configuration to negative.
- Now ions drift towards the gate electrode.
- They are now too far away to affect band bending but induce equal and opposite charge on the gate electrode.
- Make another C-V measurement of V<sub>FB</sub>.





 $= C_{i}(V_{FB}^{+} - V_{FB}^{-})$